
LT8500
7
8500f
block DiagraM
8500 BD
VCC
37
OPENLED
34
CRD, PHS, SYC,
OLT, CR[4:7]*
SD
LD
CR[0:7]*
CTRL
FRAME DATA (SR[8:583])*
SHIFT REGISTER (SR[0:583])*
STATUS (COR’s, OLED’s)
SDI
LDIBLANK
PWMCK
GND
*REVERSE INDEXING IS USED TO INDICATE PHYSICAL BIT ORDER.
40
SCKI
36
41
39
57
8
288 = {SR[14:19], SR[26, 31],..., SR[578:583]}*
6
COR[n]
CORRECTION
MULTIPLIER
288
×48
6
576
SEL
LD
PWMR[n]
EN
12
PWMRSYNC[n]
EN
12-BIT PWM
GENERATION
PWMCK
COUNTER
POR
PD
SDO
35
SCKO
38
PWMxx
PWM CHANNEL
×48
100k
Figure 1. Block Diagram